Study of parallel programming models on computer clusters with Intel MIC coprocessors
نویسندگان
چکیده
Coprocessors based on the Intel Many Integrated Core (MIC) Architecture have been adopted in many highperformance computer clusters. Typical parallel programming models, such as MPI and OpenMP, are supported on MIC processors to achieve the parallelism. In this work, we conduct a detailed study on the performance and scalability of the MIC processors under different programming models using the Beacon computer cluster. Our findings are as follows. (1) The native MPI programming model on the MIC processors is typically better than the offload programming model, which offloads the workload to MIC cores using OpenMP. (2) On top of the native MPI programming model, multithreading inside each MPI process can further improve the performance for parallel applications on computer clusters with MIC coprocessors. (3) Given a fixed number of MPI processes, it is a good strategy to schedule these MPI processes to as few MIC processors as possible to reduce the cross-processor communication overhead. (4) The hybrid MPI programming model, in which data processing is distributed to both MIC cores and CPU cores, can outperform the native MPI programming model.
منابع مشابه
First experiences with the Intel MIC architecture at LRZ
With the rapidly growing demand for computing power new accelerator based architectures have entered the world of high performance computing since around 5 years. In particular GPGPUs have recently become very popular, however programming GPGPUs using programming languages like CUDA or OpenCL is cumbersome and errorprone. Trying to overcome these difficulties, Intel developed their own Many Int...
متن کاملPerfExpert and MACPO: Which code segments should (not) be ported to MIC?
Accelerators like Graphics Processing Units (GPUs) or coprocessors like Intel’s MIC (Many Integrated Core) provide means to exploit large-scale SIMT/SIMD parallelism in applications. Tools for converting CPU code to code for accelerators/coprocessors are available. Application developers could quickly exploit these accelerators/coprocessors with modest effort if they could identify the code seg...
متن کاملIntra-MIC MPI Communication using MVAPICH2: Early Experience
Knights Ferry (KNF) is the first instantiation of the Many Integrated Core (MIC) architecture from Intel. It is a development platform that is enabling scientific application and library developers to prepare for the upcoming products based on the MIC architecture. Intel MIC architecture, while providing the compute potential of a many-core accelerator, has the key advantage of supporting the e...
متن کاملCluster-level tuning of a shallow water equation solver on the Intel MIC architecture
The paper demonstrates the optimization of the execution environment of a hybrid OpenMP+MPI computational fluid dynamics code (shallow water equation solver) on a cluster enabled with Intel Xeon Phi coprocessors. The discussion includes: 1. Controlling the number and affinity of OpenMP threads to optimize access to memory bandwidth; 2. Tuning the inter-operation of OpenMP and MPI to partition t...
متن کاملHybrid Programming and Automated Programming: Current and Future Programmer Responsibilities a reading study
This project aims to explore hybrid and automated programming models, including an analysis of their advantages and disadvantages from a programmers perspective, as a step toward answering the question, Will automated programming models someday replace hybrid models as the norm on large-scale and heterogeneous architectures? This paper examines several hybrid and several automated models genera...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IJHPCA
دوره 31 شماره
صفحات -
تاریخ انتشار 2017